



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/932,556	08/17/2001	Gerard Chauvel	TI-32850	3902
23494 7	7590 06/13/2005		EXAMINER	
	TRUMENTS INCORPOR	TRUONG, LECHI		
P O BOX 6554 DALLAS, TX	X 655474, M/S 3999 S. TX 75265		ART UNIT	PAPER NUMBER
,			2194	
			DATE MAILED: 06/13/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
	09/932,556	GERARD CHAUVEL
Office Action Summary	Examiner	Art Unit
	LeChi Truong	2194
The MAILING DATE of this communication of the co	on appears on the cover sheet wit	h the correspondence address
A SHORTENED STATUTORY PERIOD FOR ITHE MAILING DATE OF THIS COMMUNICAT - Extensions of time may be available under the provisions of 37 after SIX (6) MONTHS from the mailing date of this communica - If the period for reply specified above is less than thirty (30) day - If NO period for reply is specified above, the maximum statutory - Failure to reply within the set or extended period for reply will, b - Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	CFR 1.136(a). In no event, however, may a restion. ys, a reply within the statutory minimum of thirty y period will apply and will expire SIX (6) MONT by statute, cause the application to become ABA	ply be timely filed (30) days will be considered timely. HS from the mailing date of this communication. ANDONED (35 U.S.C. § 133).
1) Responsive to communication(s) filed or	n <u>14 March 2005</u> .	•
2a)⊠ This action is FINAL . 2b)□	This action is non-final.	
3) Since this application is in condition for a closed in accordance with the practice up	allowance except for formal matte	
Disposition of Claims		·
4) ☐ Claim(s) 1-12 is/are pending in the application 4a) Of the above claim(s) is/are w 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-5 and 7-17 is/are rejected. 7) ☐ Claim(s) 6 is/are objected to. 8) ☐ Claim(s) are subject to restriction	rithdrawn from consideration.	
Application Papers	·	
9)☐ The specification is objected to by the Ex	caminer.	
10) The drawing(s) filed on is/are: a)	☐ accepted or b)☐ objected to b	y the Examiner.
Applicant may not request that any objection	to the drawing(s) be held in abeyand	ce. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the		
11) The oath or declaration is objected to by	the Examiner. Note the attached	Office Action or form PTO-152.
Priority under 35 U.S.C. §§ 119 and 120		
12) ☐ Acknowledgment is made of a claim for to a) ☐ All b) ☐ Some * c) ☐ None of:		119(a)-(d) or (f).
1. Certified copies of the priority doct 2. Certified copies of the priority doct 3. Copies of the certified copies of the application from the International E * See the attached detailed Office action for 13) Acknowledgment is made of a claim for doctor.	uments have been received in Ap ne priority documents have been in Bureau (PCT Rule 17.2(a)). r a list of the certified copies not r	received in this National Stage received.
since a specific reference was included in 37 CFR 1.78. a) The translation of the foreign langua		• •
14) ☐ Acknowledgment is made of a claim for do reference was included in the first sentence.		
attachment(s)		
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-9 3) Information Disclosure Statement(s) (PTO-1449) Paper	948) 5) Notice of Int	ummary (PTO-413) Paper No(s) formal Patent Application (PTO-152)
5. Patent and Trademark Office FOL-326 (Rev. 11-03)	office Action Summary	Part of Paper No. 20050405

Art Unit: 2194

DETAILED ACTION

1. Claims 1-12 are presented for the examination.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-5, 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Abe et al (US. 5,906,000) in view of Odenheimer (US. Patent 4,818,932).
- 3. As to claim 1, Abe teaches the invention substantially as claimed including: access to the shared resource (col 3, ln 52-55), address space regions (the address 44 of the caches memory 18, col 4, ln 17-21/ Fig. 2), an address space of the shard resource (the cache memory 18, col 3, ln 65-67), organizing an address space of the shared resources into address space regions (col 1, ln 56-59 / col 4, ln 20-23), access priority value (a priority corresponding to each data, col 1, ln 56-58), assigning individual access priority value to a plurality of the address space regions (col 1, ln 55-59/ col 4, ln 19-23), initiating an access request (col 1, ln 59-63/ col 38-41), the access request specifies a target address within the address space of the shared resource (col 5, ln 22-26/ col 6, ln 12-19), providing an access priority value with the access request (col 5, ln 21-24/ col 7, ln 13-16), the access priority value corresponds to an access priority value assigned to an

Art Unit: 2194

address space region selected by the target address(col 6, ln 17-21/col 7, ln 17-21), access to the shared resource by using the access priority value(col 1, ln 60-67/col 7, ln17-21).

- 4. Abe does not explicit teach a plurality of devices, arbitrating, digital, multiple pending requests to the share resource, the access priority value assigned to each pending request.

 However, Odenheimer teaches a plurality of devices (a plurality of processing devices, col 1, ln 8-11), arbitrating (arbitration, col 8, ln 66-67), digital (digital, col 1, ln 12-14), multiple pending requests to the share resource (arbitrate read, write and refresh access to the associated DRAM bank when multiple requests for access received, col 9, ln 1-4), the access priority value assigned to each pending request (a memory refresh message is given highest priority, an access request for a message to the digitizer 12 is given next highest priority, col 9, ln 4-8).
- 5. It would have been obvious to one of the ordinary skill in the art at the time the invention was made to combine the teaching of Abe and Odenheimer because Odenheimer's . plurality of devices, arbitrating, digital, multiple pending requests to the share resource, the access priority value assigned to each pending request would improve the flexibility of Abe's system by reducing competition for access to a random access memory by a plurality of data processing devices.
- 6. As to claim 2, Abe teaches an access priority value to an address space region according to a program or data stored within the address space region (col 2, ln 36-37).
- 7. As to claim 3, Abe teaches assigning a first access priority value to a first one of the several address space regions and assigns a different access priority value to a second one of the several address space regions (col 1, ln 56-58).

Art Unit: 2194

- 8. As to claim 4, Abe teaches a plurality of program tasks occupy a single address space regions (col 3, ln 47-50).
- 9. As to claim 5, Abe teaches starting a program task (col 4, ln 39-42), determining an access priority value specified by the program task (col 4, ln 40-41), allocating an address space region for the program task (col 6, ln 12-17/ col 6, ln 46-50), assigning the access priority value specified by the program task to the address space region allocated for the program task (col 6, ln 12-17/ col 6, ln 46-50).
- 10. As to claim 7, Abe teaches an execution priority value of a program task to which the address space region is allocated (col 7, ln 19-21).
- 11. Claims **8, 9 and 11** are rejected under 35 U.S.C. 103(a) as being unpatentable over Narayanan et al (US. Patent 4,814,974) in view Odenheimer (US. Patent 4,818,932) and further in view of Welland (US. Patent 5,581,722).
- 12. As to claim 8, Narayanan teaches a digital system (digital control, col 1, ln 21-22), a shared resource (a resource, col 2, ln 47-48/ ln 63-64), a plurality of devices (devices, col 1, ln 21-22/ ln 63-64), a plurality of devices connected to access the shared resource (col 1, ln 21-22), a memory unit (memory unit, col 7, ln 20-21), a plurality of page entries and each page entry has an access priority field (col 2, ln 49-55/ col 7, ln 52-59), output an access priority value in response to received a request (col 5, ln 30-34/col 4, ln 26-30), arbitration circuitry connected to receive a request signal from each of the plurality of device and an access priority value from each memory unit (col 4, ln 26-29/ ln 51- 55/ abstract ln 5-11 and ln 21-26), the arbitration

Page 5

circuitry is operable to schedule access to the shared resource according to the access priority values (col 4, ln 26-30).

- 13. Narayana do not explicit teach a memory unit as MMU and receiving an address and output an access priority associated with a received address. However, Odenheimer teaches a memory unit as MMU (the MMU includes a set of three interface port and a pair of DRAM controllers, col 7, ln 55-59), and receiving an address (the address provided by the microprocessor whether the data is to stored in the event or in the odd bank and transmits appropriate single bit EREQ (two bit odd request single) and OREQ (two bit even signal) signals to the event or odd DRAM controllers indicating which memory bank is to received data, col 8, ln 15-20), and output an access priority associated with a received address(The DRAM controller contain arbitration with monitor the OREQ and EREQ signals/ the DRAM controller for the bank checks the states of all the request signals and honor request in order priority, col 9, ln 4-8/ ln 27-33/ the arbitrator of DRAM controller give bit OREQ signal from the microprocessor interface port next highest priority, col 15, ln 52-54).
- 14. It would have been obvious to one of the ordinary skill in the art at the time the invention was made to combine the teaching of Abe and Odenheimer because Odenheimer's a memory unit as MMU and receiving an address and output an access priority associated with a received address would improve the flexibility of Abe's system by reducing competition for access to a random access memory by a plurality of data processing devices.
- 15. Narayanan and Odenheimer do not teach plurality of MMUs. However, Welland teaches plurality of MMUs (Memory Management units, col 1, ln 50-51)

Art Unit: 2194

- 16. It would have been obvious to one of the ordinary skill in the art at the time the invention was made to combine the teaching of Narayanan, Odenheimer and Welland because Welland's a memory unit as MMUs would improve the efficiency of Narayanan and Odenheimer's systems by allowing plurality of memory management units (MMUs) to control a CPU's right access a memory in order to initiate performance of operation.
- 17. As to claim 9, Welland teaches a translation lookaside buffer (TLB (translation lookaside buffer), col 2, ln 47-48).
- 18. As to claim 11, Narayanan teaches the shared resource is a bus, a plurality of memory-mapped resources connected to the bus (col 4, ln 26-30).
- 19. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Narayanan et al (US. Patent 4,814,974), Odenheimer (US. Patent 4,818,932) in view of Welland (US. Patent 5,581,722), as applied to claim 8 above, and further in view of David Eck(xLogicCircuits Lab 2: Memory Circuits).
- 20. As to claim 10, Narayanan, Odenheimer and Welland do not teach a memory circuit. However, David teaches memory circuit (memory circuit, page 5, section Random Access Memory, ln 1).
- 21. It would have been obvious to one of the ordinary skill in the art at the time the invention was made to combine the teaching of Narayanan, Odenheimer, Welland and David because David 's memory circuit would increase the efficiency of Narayanan, Odenheimer, Welland's

Art Unit: 2194

systems by holding several different binary numbers, which can be used to represent both program and data.

- Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Narayanan et al (US. Patent 4,814,974), Odenheimer (US. Patent 4,818,932) in view of Welland (US. Patent 5,581,722), as applied to claim 8 above, and further in view Lysejko et al (US. Patent 5,918,160).
- 23. As to claim 12, Narayanan, Odenheimer and Welland do not teach a wireless communication, a display, radio frequency circuitry, and an aerial. However, Lysejko teaches a wireless communication, a display, radio frequency circuitry (Wireless telecommunications system, col 3, ln 61-62/ display 810, col 15, ln 30-31/ radio frequency circuitry, col 10, ln 55-56/ an aerial, col 25, ln 12-13).
- 24. It would have been obvious to one of the ordinary skill in the art at the time the invention was made to combine the teaching of Narayanan, Odenheimer, Welland and Lysejko because Lysejko's a wireless communication, a display, radio frequency circuitry would improve the efficiency of Narayanan, Odenheimer, Welland's systems by providing a subscriber station of a wireless telecommunications system which comprises transmitter/receiver for wireless communication.

Allowable Subject Matter

25. Claim 6 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Art Unit: 2194

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to LeChi Truong whose telephone number is (571) 272 3767. The examiner can normally be reached on 8 - 5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Meng-Ai An can be reached on (571) 272-3756. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR of Public PAIP. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR

Art Unit: 2194

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIP system, contact the Electronic Business Center (EBC) at 866-217-9197(toll-free).

LeChi Truong

June 10, 2005

TECHNOLOGY CENTER 2100